

## **Electrostatic Discharge (ESD) Protection for High-Speed/RF IC's: Challenges and Solutions**

Juin J. Liou, Ph.D.

Chair Professor, Shandong University of Science and Technology, China

Chang Jiang Scholar Endowed Professor, Ministry of Education, China

Honorary Endowed Professor, Feng Chia University/Chaoyang University of Technology/National Taipei University of Science and Technology/National Yilan University

Fellow of IEEE, Fellow of IET, Fellow of AAIA

Electrostatic discharge (ESD) is one of the most prevalent threats to the reliability of electronic components. This event can result in a very high current passing through the microchip within a very short period of time, and hence more than 35% of single-event catastrophic chip damages can be attributed to the ESD event. This is a problem with increasing significance in modern and future nanoscale technologies in the context of diminishing device dimensions. As such, designing on-chip ESD structures to protect integrated circuits against the ESD stress is a high priority in the semiconductor industry. The continuing scaling of CMOS technology makes the ESD-induced failures even more prominent, and one can predict with certainty that the availability of effective and robust ESD protection solutions will become a critical and essential factor to the successful advancement and commercialization of the next-generation CMOS-based electronics.

The development of high-speed and radio-frequency (RF) electronics went almost unnoticed until early 1980's because, unlike Si VLSI, there were no mass consumer markets for such applications. This has been changed drastically in the past 20 years due to the explosive growth in the civil wireless communications and internets. The modern RF integrated circuits are typically operated in a voltage range of 2-4 V. This relatively low-voltage operation, together with the low tolerance of parasitic capacitance at the I/O pins and the continuing scaling in CMOS process, imposes certain challenges to the design and optimization of RF ESD protection solutions.

An overview on the ESD background will first be given in this talk. This is followed by presenting recent advancements and challenges on developing robust ESD protection solutions for modern low-voltage RF integrated circuits, as well as explorations and evaluations of ESD protection solutions in future technologies.